Modeling And Design Of Nanoscale Ferroelectric And Negative-Capacitance Gate Transistors